The Senior Principal ASIC Design Engineer at Astera Labs plays a critical role in advancing ASIC design for innovative Ethernet and Scale-Up connectivity products. This position involves defining technical direction and driving the design process while addressing complex networking challenges. The ideal candidate will have extensive experience in ASIC design, particularly in high-speed networking technologies, and will demonstrate strong leadership skills.