Astera Labs is seeking a Senior Principal ASIC Design Engineer to lead the design of innovative ASICs for Ethernet and Scale-Up connectivity products. This role involves defining the technical direction and architecture for high-performance networking solutions while mentoring other engineers. Candidates should possess extensive ASIC design experience, particularly in high-speed networking, and demonstrate strong leadership abilities.