The Senior Principal ASIC Design Engineer role at Astera Labs focuses on leading ASIC design efforts for advanced Ethernet and Scale-Up connectivity products. This position involves defining architecture, leading RTL design, and solving complex networking challenges while mentoring other engineers. Candidates should possess a Bachelor’s degree and over 12 years of relevant experience, particularly in high-speed networking ASICs.