The Senior Principal ASIC Design Engineer at Astera Labs is crucial for advancing the company's rack-scale AI infrastructure by leading ASIC design for innovative Ethernet and Scale-Up connectivity products. This role involves defining and driving the technical direction of ASIC architecture and overseeing the development of high-performance networking solutions. Candidates should possess extensive experience in ASIC design, particularly in Ethernet protocols, along with strong leadership skills