Astera Labs is seeking a Senior Principal ASIC Design Engineer to lead ASIC design efforts for next-generation Ethernet and Scale-Up connectivity products. This role involves driving the technical direction across the ASIC design flow and addressing complex networking challenges while mentoring senior engineers. Candidates should possess extensive experience in ASIC/SoC design, particularly in high-speed networking, and be well-versed in various advanced interconnect protocols.