The Senior Formal Verification Engineer at TechBiz Global GmbH in Aachen plays a critical role in ensuring the integrity of the vector pipeline. This position involves designing and maintaining formal verification environments, diagnosing proof-convergence issues, and collaborating with simulation engineers. The ideal candidate will have over five years of experience in hardware verification, particularly with CPU and GPU pipelines, along with proficiency in formal tools and SystemVerilog.