The Senior DSP/FPGA Engineer I position at CesiumAstro is integral to driving advancements in satellite communication systems. This role involves researching and designing efficient DSP algorithms, developing testing models, and implementing solutions in VHDL. Candidates should possess a strong background in Communications Theory and experience with MATLAB or Python.