The Lead Analog Layout Engineer at Kandou AI is tasked with overseeing the custom layout and verification of high-speed analog circuits essential for chip-to-chip communication. This role involves close collaboration with the design team to meet specific requirements and support both IP and chip level integration. Applicants should possess a background in semiconductor physics, with experience in high-speed analog circuit layouts and proficiency in various EDA tools.